Memory Schematic
Address decoding, memory word array and read data latches.
